EESchema Schematic File Version 4 LIBS:pwm-cache EELAYER 26 0 EELAYER END $Descr A4 11693 8268 encoding utf-8 Sheet 1 1 Title "" Date "" Rev "" Comp "" Comment1 "" Comment2 "" Comment3 "" Comment4 "" $EndDescr $Comp L pspice:0 #GND03 U 1 1 5C30E0E1 P 3650 3750 F 0 "#GND03" H 3650 3650 50 0001 C CNN F 1 "0" H 3650 3650 50 0000 C CNN F 2 "" H 3650 3750 50 0001 C CNN F 3 "~" H 3650 3750 50 0001 C CNN 1 3650 3750 1 0 0 -1 $EndComp Wire Wire Line 3650 3750 3650 2850 $Comp L pspice:C C2 U 1 1 5C30E217 P 5000 3350 F 0 "C2" H 5178 3396 50 0000 L CNN F 1 "1.5n" H 5178 3305 50 0000 L CNN F 2 "" H 5000 3350 50 0001 C CNN F 3 "~" H 5000 3350 50 0001 C CNN 1 5000 3350 1 0 0 -1 $EndComp $Comp L pspice:0 #GND04 U 1 1 5C30E289 P 5000 3750 F 0 "#GND04" H 5000 3650 50 0001 C CNN F 1 "0" H 5000 3650 50 0000 C CNN F 2 "" H 5000 3750 50 0001 C CNN F 3 "~" H 5000 3750 50 0001 C CNN 1 5000 3750 1 0 0 -1 $EndComp Wire Wire Line 5000 3600 5000 3750 $Comp L pspice:C C1 U 1 1 5C30E7DA P 2900 3350 F 0 "C1" H 3078 3396 50 0000 L CNN F 1 "10n" H 3078 3305 50 0000 L CNN F 2 "" H 2900 3350 50 0001 C CNN F 3 "~" H 2900 3350 50 0001 C CNN 1 2900 3350 1 0 0 -1 $EndComp Wire Wire Line 3150 2450 2900 2450 $Comp L pspice:0 #GND02 U 1 1 5C30E840 P 2900 3750 F 0 "#GND02" H 2900 3650 50 0001 C CNN F 1 "0" H 2900 3650 50 0000 C CNN F 2 "" H 2900 3750 50 0001 C CNN F 3 "~" H 2900 3750 50 0001 C CNN 1 2900 3750 1 0 0 -1 $EndComp Wire Wire Line 2900 3600 2900 3750 Wire Wire Line 4150 2650 4300 2650 Wire Wire Line 4300 3050 2750 3050 Wire Wire Line 2900 2450 2900 3100 Wire Wire Line 3150 2650 3050 2650 Wire Wire Line 4300 2650 4300 3050 Connection ~ 4300 3050 Wire Wire Line 5000 3050 5000 3100 $Comp L pspice:VSOURCE V1 U 1 1 5C310584 P 1950 2700 F 0 "V1" H 2178 2746 50 0000 L CNN F 1 "dc 12" H 2178 2655 50 0000 L CNN F 2 "" H 1950 2700 50 0001 C CNN F 3 "~" H 1950 2700 50 0001 C CNN 1 1950 2700 1 0 0 -1 $EndComp $Comp L Device:R R1 U 1 1 5C3105FA P 4900 2000 F 0 "R1" H 4970 2046 50 0000 L CNN F 1 "1k" H 4970 1955 50 0000 L CNN F 2 "" V 4830 2000 50 0001 C CNN F 3 "~" H 4900 2000 50 0001 C CNN 1 4900 2000 1 0 0 -1 $EndComp Wire Wire Line 4900 2150 4900 2450 Wire Wire Line 4900 1850 4900 1750 Wire Wire Line 1950 1750 1950 2400 $Comp L pspice:0 #GND01 U 1 1 5C31228C P 1950 3750 F 0 "#GND01" H 1950 3650 50 0001 C CNN F 1 "0" H 1950 3650 50 0000 C CNN F 2 "" H 1950 3750 50 0001 C CNN F 3 "~" H 1950 3750 50 0001 C CNN 1 1950 3750 1 0 0 -1 $EndComp Wire Wire Line 1950 3000 1950 3750 $Comp L pspice:0 #GND05 U 1 1 5C313B8F P 5850 3750 F 0 "#GND05" H 5850 3650 50 0001 C CNN F 1 "0" H 5850 3650 50 0000 C CNN F 2 "" H 5850 3750 50 0001 C CNN F 3 "~" H 5850 3750 50 0001 C CNN 1 5850 3750 1 0 0 -1 $EndComp Text Notes 1500 4400 0 50 ~ 0 .tran 1u 10m 9m uic Wire Wire Line 3650 1750 4900 1750 Connection ~ 3650 1750 Wire Wire Line 3650 2050 3650 1750 Wire Wire Line 3050 1750 3650 1750 Connection ~ 3050 1750 Wire Wire Line 3050 1750 3050 2650 Wire Wire Line 2750 2250 2750 3050 Wire Wire Line 2750 2250 3150 2250 $Comp L Timer:NE555 U1 U 1 1 5C30DFB0 P 3650 2450 F 0 "U1" H 3850 2900 50 0000 C CNN F 1 "NE555" H 3900 2800 50 0000 C CNN F 2 "" H 3650 2450 50 0001 C CNN F 3 "http://www.ti.com/lit/ds/symlink/ne555.pdf" H 3650 2450 50 0001 C CNN F 4 "X" H 3650 2450 50 0001 C CNN "Spice_Primitive" F 5 "555C" H 3650 2450 50 0001 C CNN "Spice_Model" F 6 "Y" H 3650 2450 50 0001 C CNN "Spice_Netlist_Enabled" F 7 "libraries/NE555.lib" H 3650 2450 50 0001 C CNN "Spice_Lib_File" 1 3650 2450 1 0 0 -1 $EndComp Wire Wire Line 4300 3050 5000 3050 Wire Wire Line 4400 2750 4850 2750 $Comp L Device:D D1 U 1 1 5C30F839 P 5300 2600 F 0 "D1" V 5346 2521 50 0000 R CNN F 1 "1N4001" V 5255 2521 50 0000 R CNN F 2 "" H 5300 2600 50 0001 C CNN F 3 "~" H 5300 2600 50 0001 C CNN F 4 "D" H 5300 2600 50 0001 C CNN "Spice_Primitive" F 5 "D" H 5300 2600 50 0001 C CNN "Spice_Model" F 6 "Y" H 5300 2600 50 0001 C CNN "Spice_Netlist_Enabled" F 7 "2 1" H 5300 2600 50 0001 C CNN "Spice_Node_Sequence" F 8 "libraries/diode.lib" H 5300 2600 50 0001 C CNN "Spice_Lib_File" 1 5300 2600 0 -1 -1 0 $EndComp Connection ~ 4900 2450 Wire Wire Line 4900 2450 5300 2450 Connection ~ 5000 3050 $Comp L Device:D D2 U 1 1 5C30F879 P 4400 2600 F 0 "D2" V 4354 2679 50 0000 L CNN F 1 "1N4001" V 4445 2679 50 0000 L CNN F 2 "" H 4400 2600 50 0001 C CNN F 3 "~" H 4400 2600 50 0001 C CNN F 4 "D" H 4400 2600 50 0001 C CNN "Spice_Primitive" F 5 "D" H 4400 2600 50 0001 C CNN "Spice_Model" F 6 "Y" H 4400 2600 50 0001 C CNN "Spice_Netlist_Enabled" F 7 "2 1" H 4400 2600 50 0001 C CNN "Spice_Node_Sequence" F 8 "libraries/diode.lib" H 4400 2600 50 0001 C CNN "Spice_Lib_File" 1 4400 2600 0 1 1 0 $EndComp Wire Wire Line 4150 2450 4400 2450 Text Notes 1500 4500 0 50 ~ 0 .param w=0.5 rtot=100k Wire Wire Line 4150 2250 5550 2250 $Comp L Transistor_FET:IRF540N Q1 U 1 1 5C313647 P 5750 2250 F 0 "Q1" H 5955 2296 50 0000 L CNN F 1 "IRF540N" H 5955 2205 50 0000 L CNN F 2 "Package_TO_SOT_THT:TO-220-3_Vertical" H 6000 2175 50 0001 L CIN F 3 "http://www.irf.com/product-info/datasheets/data/irf540n.pdf" H 5750 2250 50 0001 L CNN F 4 "X" H 5750 2250 50 0001 C CNN "Spice_Primitive" F 5 "irf540" H 5750 2250 50 0001 C CNN "Spice_Model" F 6 "Y" H 5750 2250 50 0001 C CNN "Spice_Netlist_Enabled" F 7 "libraries/irf540.lib" H 5750 2250 50 0001 C CNN "Spice_Lib_File" F 8 "2 1 3" H 5750 2250 50 0001 C CNN "Spice_Node_Sequence" 1 5750 2250 1 0 0 -1 $EndComp Wire Wire Line 5000 2900 5000 3050 Wire Wire Line 5150 2750 5300 2750 $Comp L Device:R_POT RV1 U 1 1 5C31652B P 5000 2750 F 0 "RV1" V 4793 2750 50 0000 C CNN F 1 "100k" V 4884 2750 50 0000 C CNN F 2 "" H 5000 2750 50 0001 C CNN F 3 "~" H 5000 2750 50 0001 C CNN F 4 "X" H 5000 2750 50 0001 C CNN "Spice_Primitive" F 5 "pot_lin" H 5000 2750 50 0001 C CNN "Spice_Model" F 6 "Y" H 5000 2750 50 0001 C CNN "Spice_Netlist_Enabled" F 7 "1 3 2" H 5000 2750 50 0001 C CNN "Spice_Node_Sequence" F 8 "libraries/pot_lin.lib" H 5000 2750 50 0001 C CNN "Spice_Lib_File" 1 5000 2750 0 1 1 0 $EndComp Text Label 4200 2250 0 50 ~ 0 555_out Wire Wire Line 6800 1750 7300 1750 $Comp L Device:D D3 U 1 1 5C31502E P 6800 2050 F 0 "D3" V 6754 2129 50 0000 L CNN F 1 "1N4001" V 6845 2129 50 0000 L CNN F 2 "" H 6800 2050 50 0001 C CNN F 3 "~" H 6800 2050 50 0001 C CNN F 4 "D" H 6800 2050 50 0001 C CNN "Spice_Primitive" F 5 "D" H 6800 2050 50 0001 C CNN "Spice_Model" F 6 "Y" H 6800 2050 50 0001 C CNN "Spice_Netlist_Enabled" F 7 "2 1" H 6800 2050 50 0001 C CNN "Spice_Node_Sequence" F 8 "libraries/diode.lib" H 6800 2050 50 0001 C CNN "Spice_Lib_File" 1 6800 2050 0 1 1 0 $EndComp Connection ~ 4400 2450 Wire Wire Line 4400 2450 4900 2450 Connection ~ 6800 1750 Wire Wire Line 6800 1750 6800 1900 Wire Wire Line 6800 2200 6800 2300 Connection ~ 6800 2300 Wire Wire Line 6800 2300 7300 2300 Wire Wire Line 5850 2050 6450 2050 Wire Wire Line 6450 2050 6450 2300 Wire Wire Line 4900 1750 6800 1750 Connection ~ 4900 1750 Wire Wire Line 6450 2300 6800 2300 Wire Wire Line 1950 1750 3050 1750 Wire Notes Line 2600 1500 6400 1500 Wire Notes Line 6400 1500 6400 4100 Wire Notes Line 6400 4100 2600 4100 Wire Notes Line 2600 4100 2600 1500 Text Notes 2600 1450 0 50 ~ 0 PWM $Comp L Device:R R2 U 1 1 5C3C7117 P 7300 2050 F 0 "R2" H 7370 2096 50 0000 L CNN F 1 "10" H 7370 2005 50 0000 L CNN F 2 "" V 7230 2050 50 0001 C CNN F 3 "~" H 7300 2050 50 0001 C CNN 1 7300 2050 1 0 0 -1 $EndComp Wire Wire Line 7300 1750 7300 1900 Wire Wire Line 7300 2300 7300 2200 Wire Wire Line 5850 2450 5850 3750 Wire Notes Line 6500 1500 7600 1500 Wire Notes Line 7600 1500 7600 4100 Wire Notes Line 7600 4100 6500 4100 Wire Notes Line 6500 4100 6500 1500 Wire Notes Line 2500 4100 2500 1500 Wire Notes Line 1500 1500 1500 4100 Wire Notes Line 1500 4100 2500 4100 Wire Notes Line 1500 1500 2500 1500 Text Notes 1500 1450 0 50 ~ 0 SOURCE Text Notes 6500 1450 0 50 ~ 0 LOAD Text Label 1950 3300 0 50 ~ 0 #1 Text Label 1950 1750 0 50 ~ 0 2 $EndSCHEMATC